IN THE CLAIMS

Please amend the claims as follows:

- 1. (Previously Presented) A thin film transistor array substrate comprising: an insulating substrate;
- a first signal line formed on the insulating substrate;
- a first insulating layer formed on the first signal line;
- a second signal line formed on the first insulating layer while crossing over the first signal line;
 - a thin film transistor connected to the first and the second signal lines;
- a second insulating layer formed on the thin film transistor, the second insulating layer having dielectric constant about 4.0 or less, the second insulating layer is formed with an a-Si:C:O layer or an a-Si:O:F layer and the second insulating layer having a first contact hole exposing a predetermined electrode of the thin film transistor; and
- a first pixel electrode formed on the second insulating layer while being connected to the predetermined electrode of the thin film transistor through the first contact hole.
- 2. (Original) The thin film transistor array substrate of claim 1, wherein the first insulating layer includes a top layer and a bottom layer, the bottom layer having dielectric constant about 4 or less, and the top layer being a silicon nitride layer.

3-6. (Canceled)

7. (Previously presented) The thin film transistor array substrate of claim 1, wherein the a-Si:C:O layer is formed through plasma enhanced chemical vapor deposition (PECVD) using a gaseous material selected from the group consisting of SiH(CH₃)₃, SiO₂(CH₃)₄, (SiH)₄O₄(CH₃)₄, and Si(C₂H₅O)₄ and an oxide agent of N₂O or O₂.

- 8. (Previously presented) The thin film transistor array substrate of claim 1, wherein the a-Si:O:F layer is formed through plasma enhanced chemical vapor deposition (PECVD) by introducing a material selected from the group consisting of SiH₄ and SiF₄ with CF₄ and O₂ added.
- 9. (Original) The thin film transistor array substrate of claim 1, wherein the second insulating layer has a dielectric constant of about 2 to about 4.
- 10. (Original) The thin film transistor array substrate of claim 1, wherein the first signal line includes a first alloy layer and a second alloy layer, the first alloy layer is a Cr alloy layer or a Mo alloy layer and the second alloy layer is a Al alloy layer or a Ag alloy layer.
- 11. (Original) The thin film transistor array substrate of claim 1, wherein the first pixel electrode is made of an optically transparent and electrically conductive material.
- 12. (Original) The thin film transistor array substrate of claim 11, wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO).

.13-32. (Canceled)

- 33. (Previously Presented) A thin film transistor array substrate comprising: an insulating substrate;
- a first signal line formed on the insulating substrate;
- a first insulating layer formed on the first signal line;
- a second signal line formed on the first insulating layer while crossing over the first signal line;
 - a thin film transistor connected to the first and the second signal lines;

a second insulating layer formed on the thin film transistor, the second insulating layer having dielectric constant about 4.0 or less, and the second insulating layer having a first contact hole exposing a predetermined electrode of the thin film transistor; and

a first pixel electrode formed on the second insulating layer while being connected to the predetermined electrode of the thin film transistor through the first contact hole,

wherein the first insulating layer includes a top layer and a bottom layer, the bottom layer having dielectric constant about 4 or less, and the top layer being a silicon nitride layer.

- 34. (Previously Presented) The thin film transistor array substrate of claim 33, wherein the bottom layer of the first insulating layer is formed with an a-Si:C:O layer or an a-Si:O:F layer.
- 35. (Previously Presented) The thin film transistor array substrate of claim 34, wherein the a-Si:C:O layer is formed through plasma enhanced chemical vapor deposition (PECVD) using a gaseous material selected from the group consisting of SiH(CH₃)₃, SiO₂(CH₃)₄, (SiH)₄O₄(CH₃)₄, and Si(C₂H₅O)₄ and an oxide agent of N₂O or O₂.
- 36. (Previously Presented) The thin film transistor array substrate of claim 34, wherein the a-Si:O:F layer is formed through plasma enhanced chemical vapor deposition (PECVD) by introducing a material selected from the group consisting of SiH₄ and SiF₄ with CF₄ and O₂ added.
- 37. (Previously Presented) The thin film transistor array substrate of claim 33, wherein the second insulating layer has a dielectric constant of about 2 to about 4.

- 38. (Previously Presented) The thin film transistor array substrate of claim 33, wherein the first signal line includes a first alloy layer and a second alloy layer, the first alloy layer is a Cr alloy layer or a Mo alloy layer and the second alloy layer is a Al alloy layer or a Ag alloy layer.
- 39. (Previously Presented) The thin film transistor array substrate of claim 33, wherein the first pixel electrode is made of an optically transparent and electrically conductive material.
- 40. (Previously Presented) The thin film transistor array substrate of claim 39, wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO).
 - 41. (New) A thin film transistor array substrate comprising: an insulating substrate;
 - a first signal line formed on the insulating substrate;
 - a first insulating layer formed on the first signal line;
- a second signal line formed on the first insulating layer and crossing over the first signal line;
- a thin film transistor including a gate electrode, a source electrode, and a drain electrode, the gate electrode connected to the first signal line and the source electrode connected to the second signal lines;
- a second insulating layer formed on the thin film transistor, the second insulating layer having a dielectric constant of about 4.0 or less, the second insulating layer is formed of an a-Si:C:O layer or an a-Si:O:F layer and the second insulating layer having a first contact hole exposing the drain electrode; and
- a first pixel electrode formed on the second insulating layer and connected to the drain electrode through the first contact hole.

- 42. (New) The thin film transistor array substrate of claim 41, wherein the first insulating layer includes a top layer and a bottom layer, the bottom layer having a dielectric constant of about 4 or less, and the top layer being a silicon nitride layer.
- 43. (New) The thin film transistor array substrate of claim 41, wherein the a-Si:C:O layer is formed through plasma enhanced chemical vapor deposition (PECVD) using a gaseous material selected from the group consisting of SiH(CH₃)₃, SiO₂(CH₃)₄, (SiH)₄O₄(CH₃)₄, and Si(C₂H₅O)₄ and an oxide agent of N₂O or O₂.
- 44. (New) The thin film transistor array substrate of claim 41, wherein the a-Si:O:F layer is formed through plasma enhanced chemical vapor deposition (PECVD) by introducing a material selected from the group consisting of SiH₄ and SiF₄ with CF₄ and O₂ added.
- 45. (New) The thin film transistor array substrate of claim 41, wherein the second insulating layer has a dielectric constant of about 2 to about 4.
- 46. (New) The thin film transistor array substrate of claim 41, wherein the first signal line includes a first alloy layer and a second alloy layer, the first alloy layer is a Cr alloy layer or a Mo alloy layer and the second alloy layer is a Al alloy layer or a Ag alloy layer.
- 47. (New) The thin film transistor array substrate of claim 41, wherein the first pixel electrode is made of an optically transparent and electrically conductive material.
- 48. (New) The thin film transistor array substrate of claim 47, wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO).

- 49. (New) A thin film transistor array substrate comprising: an insulating substrate;
- a first signal line formed on the insulating substrate;
- a first insulating layer formed on the first signal line;
- a second signal line formed on the first insulating layer and crossing over the first signal line;

a thin film transistor including a gate electrode, a source electrode, and a drain electrode, the gate electrode connected to the first signal line and source electrode connected to the second signal lines;

a second insulating layer formed on the thin film transistor, the second insulating layer having a dielectric constant of about 4.0 or less, and the second insulating layer having a first contact hole exposing the drain electrode; and

a first pixel electrode formed on the second insulating layer and connected to the drain electrode through the first contact hole,

wherein the first insulating layer includes a top layer and a bottom layer, the bottom layer having a dielectric constant of about 4 or less, and the top layer being a silicon nitride layer.

- 50. (New) The thin film transistor array substrate of claim 49, wherein the bottom layer of the first insulating layer is formed of an a-Si:C:O layer or an a-Si:O:F layer.
- 51. (New) The thin film transistor array substrate of claim 50, wherein the a-Si:C:O layer is formed through plasma enhanced chemical vapor deposition (PECVD) using a gaseous material selected from the group consisting of SiH(CH₃)₃, SiO₂(CH₃)₄, (SiH)₄O₄(CH₃)₄, and Si(C₂H₅O)₄ and an oxide agent of N₂O or O₂.

- 52. (New) The thin film transistor array substrate of claim 50, wherein the a-Si:O:F layer is formed through plasma enhanced chemical vapor deposition (PECVD) by introducing a material selected from the group consisting of SiH₄ and SiF₄ with CF₄ and O₂ added.
- 53. (New) The thin film transistor array substrate of claim 49, wherein the second insulating layer has a dielectric constant of about 2 to about 4.
- 54. (New) The thin film transistor array substrate of claim 49, wherein the first signal line includes a first alloy layer and a second alloy layer, the first alloy layer is a Cr alloy layer or a Mo alloy layer and the second alloy layer is a Al alloy layer or a Ag alloy layer.
- 55. (New) The thin film transistor array substrate of claim 49, wherein the first pixel electrode is made of an optically transparent and electrically conductive material.
- 56. (New) The thin film transistor array substrate of claim 55, wherein the transparent conductive material is indium tin oxide (ITO) or indium zinc oxide (IZO).